## **Power MOSFET** 30 V, 7.5 A, Dual N-Channel, SOIC-8

### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Dual SOIC-8 Surface Mount Package Saves Board Space
- This is a Pb–Free Device

### Applications

- Disk Drives
- DC–DC Converters
- Printers

<b>MAXIMUM RATINGS</b> (T <sub>J</sub> = $25^{\circ}$ C unless otherwise state	d)
--	----

Ratir	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain	İ	T <sub>A</sub> = 25°C	ID	5.5	Α
Current $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 70°C		4.4	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	1.14	W
Continuous Drain		T <sub>A</sub> = 25°C	۱ <sub>D</sub>	4.5	Α
Current R <sub>0JA</sub> (Note 2)	Steady	$T_A = 70^{\circ}C$		3.5	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T <sub>A</sub> = 25°C	PD	0.68	W
Continuous Drain	1	T <sub>A</sub> = 25°C	Ι <sub>D</sub>	7.5	А
Current R <sub>θJA</sub> t < 10 s (Note 1)		T <sub>A</sub> = 70°C		6.0	
Power Dissipation $R_{\theta JA} t < 10 s (Note 1)$		T <sub>A</sub> = 25°C	PD	1.95	W
Pulsed Drain Current	T <sub>A</sub> = 25°C, t <sub>p</sub> = 10 μs		I <sub>DM</sub>	30	A
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to +150	°C
Source Current (Body Diode)			۱ <sub>S</sub>	2.0	Α
Single Pulse Drain-to-Source Avalanche Energy T <sub>J</sub> = 25°C, V <sub>DD</sub> = 30 V, V <sub>GS</sub> = 10 V, I <sub>L</sub> = 7.5 A <sub>pk</sub> , L = 1.0 mH, R <sub>G</sub> = 25 $\Omega$			EAS	28	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

### THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\thetaJA}$	110	
Junction–to–Ambient – t≤10 s (Note 1)	$R_{\thetaJA}$	64	°C/W
Junction-to-FOOT (Drain)	$R_{\theta JF}$	40	0/11
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	183.5	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 inch sq pad size, 1 oz Cu.


2. Surface-mounted on FR4 board using the minimum recommended pad size.




### **ON Semiconductor®**

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max
30 V	24 mΩ @ 10 V	7.5 A
00 1	36 mΩ @ 4.5 V	1.077



#### MARKING DIAGRAM & PIN ASSIGNMENT



### **ORDERING INFORMATION**


Device		Package	Shipping <sup>†</sup>
NTMD4840NR2	G	SOIC-8 (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)jk

Characteristic	Symbol	Test Con	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 V, I_{D}$	o = 250 μA	30			V
Drain-to-Source Breakdown Voltage Tem- perature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				18		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C T <sub>J</sub> = 100°C			1.0 10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>0</sub>	<sub>GS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)	4				<u> </u>		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>I</sub>	<sub>D</sub> = 250 μA	1.5		3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6.9 A		16	24	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 5.0 A		26	36	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 1.5 V,	I <sub>D</sub> = 6.9 A		15		S
CHARGES, CAPACITANCES AND GATE I	RESISTANCE						
Input Capacitance	C <sub>ISS</sub>				520		ſ
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 M	/IHz, V <sub>DS</sub> = 15 V		140		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		70		70		1
Total Gate Charge	Q <sub>G(TOT)</sub>				4.8		
Threshold Gate Charge	Q <sub>G(TH)</sub>		15 \/ 1 60 A		1.1		nC
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> =	15 V, I <sub>D</sub> = 0.9 A		2.1		
Gate-to-Drain Charge	Q <sub>GD</sub>				1.9		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 6.9 A			9.5		nC
SWITCHING CHARACTERISTICS (Note 4)	1						
Turn-On Delay Time	t <sub>d(ON)</sub>				7.6		ſ
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V	′ <sub>DD</sub> = 15 V,		5.0		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_{\rm D}$ = 1.0 A, $R_{\rm G}$ = 3.0 $\Omega$			17		ns
Fall Time	t <sub>f</sub>				3.0		1
DRAIN-TO-SOURCE CHARACTERISTICS	6						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V	$T_J = 25^{\circ}C$		0.76	1.0	V
		$I_{\rm D} = 2.0  {\rm A}$	T <sub>J</sub> = 125°C		0.58		
Reverse Recovery Time	t <sub>RR</sub>		-		12.5		
Charge Time	Ta	$V_{GS} = 0 V, d_{IS}/d$	<sub>t</sub> = 100 A/μs,		7.3		ns
Discharge Time	Tb	$I_{\rm S} = 2.0 \rm{A}$			5.2		1
Reverse Recovery Time	Q <sub>RR</sub>				6.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				0.66		nH
Drain Inductance	LD	T <sub>A</sub> = 25°C			0.20		nH
Gate Inductance	L <sub>G</sub>				1.50		nH
Gate Resistance	R <sub>G</sub>				2.0	3.0	Ω


### **TYPICAL PERFORMANCE CURVES**



### **TYPICAL PERFORMANCE CURVES**



### PACKAGE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE
- MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

MAXIMUM MATERIAL CONDITION. 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.05	0 BSC	
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
κ	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 11: PIN 1. SOURCE 1 2. GATE 1

<u>~</u> .	
3.	SOURCE 2

4. GATE 2 5. DRAIN 2

- 6. DRAIN 2
- 7. DRAIN 1 8. DRAIN 1

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro-ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.