

# **PCA9537**

4-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

Rev. 05 — 7 May 2009

**Product data sheet** 

# 1. General description

The PCA9537 is a 10-pin CMOS device that provides 4 bits of General Purpose parallel Input/Output (GPIO) expansion with interrupt and reset for I<sup>2</sup>C-bus/SMBus applications and was developed to enhance the NXP Semiconductors family of I<sup>2</sup>C-bus I/O expanders. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push-buttons, LEDs, fans, etc.

The PCA9537 consists of a 4-bit Configuration register (input or output selection), 4-bit Input Port register, 4-bit Output Port register and a 4-bit Polarity Inversion register (active HIGH or active LOW operation). The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The PCA9537 open-drain interrupt output (INT) is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine. The RESET pin causes the same reset/initialization to occur without de-powering the device.

The I<sup>2</sup>C-bus address is fixed and allows only one device on the same I<sup>2</sup>C-bus/SMBus.

# 2. Features

- 4-bit I<sup>2</sup>C-bus GPIO with interrupt and reset
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant I/Os
- Polarity Inversion register
- Active LOW interrupt output
- Active LOW reset input
- Low standby current
- Noise filter on SCL/SDA inputs
- No glitch on power-up
- Internal power-on reset
- 4 I/O pins that default to 4 inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101




- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Offered in TSSOP10 package

# 3. Ordering information


Table 1.Ordering information $T_{amb} = -40 \degree C$ to +85 $\degree C$							
Type number	Topside	Package	Package				
	mark	Name	Description	Version			
PCA9537DP	9537	TSSOP10	plastic thin shrink small outline package; 10 leads; body width 3 mm	SOT552-1			

# 4. Block diagram



# 5. Pinning information

# 5.1 Pinning




# 5.2 Pin description

Table 2.	Pin descr	iption
Symbol	Pin	Description
100	1	input/output 0
IO1	2	input/output 1
102	3	input/output 2
103	4	input/output 3
V <sub>SS</sub>	5	supply ground
RESET	6	active LOW reset input
INT	7	interrupt output (open-drain)
SCL	8	serial clock line
SDA	9	serial data line
V <sub>DD</sub>	10	supply voltage

# 6. Functional description

Refer to Figure 1 "Block diagram of PCA9537".

## 6.1 Device address



## 6.2 Registers

### 6.2.1 Command byte

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the registers will be written or read.

Table 3. Command byte				
Command	Protocol	Function		
0	read byte	Input Port register		
1	read/write byte	Output Port register		
2	read/write byte	Polarity Inversion register		
3	read/write byte	Configuration register		

## 6.2.2 Register 0 - Input Port register

This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

The default value 'X' is determined by the externally applied logic level.

Bit	Symbol	Access	Value	Description
7	17	read only	1*	not used
6	16	read only	1*	
5	15	read only	1*	
4	14	read only	1*	
3	13	read only	X*	value 'X' is determined by externally applied logic
2	12	read only	Χ*	level
1	11	read only	X*	
0	10	read only	Х*	

# Table 4. Register 0 - Input Port register bit description Legend: \* default value. \*

## 6.2.3 Register 1 - Output Port register

This register reflects the outgoing logic levels of the pins defined as outputs by Register 3. Bit values in this register have no effect on pins defined as inputs. Reads from this register return the value that is in the flip-flop controlling the output selection, **not** the actual pin value.

Bit	Symbol	Access	Value	Description		
7	07	R	1*	not used		
6	O6	R	1*			
5	O5	R	1*			
4	04	R	1*			
3	O3	R	1*	reflects outgoing logic levels of pins defined as outputs		
2	02	R	1*	by Register 3		
1	01	R	1*			
0	O0	R	1*			

### Table 5. Register 1 - Output Port register bit description

#### 6.2.4 Register 2 - Polarity Inversion register

This register allows the user to invert the polarity of the Input Port register data. If a bit in this register is set (written with 1), the corresponding Input Port data is inverted. If a bit in this register is cleared (written with a 0), the Input Port data polarity is retained.

# Table 6. Register 2 - Polarity Inversion register bit description Legend: \* default value. \*

Bit	Symbol	Access	Value	Description
7	N7	R/W	0*	not used
6	N6	R/W	0*	
5	N5	R/W	0*	
4	N4	R/W	0*	
3	N3	R/W	0*	inverts polarity of Input Port register data
2	N2	R/W	0*	0 = Input Port register data retained (default value)
1	N1	R/W	0*	1 = Input Port register data inverted
0	N0	R/W	0*	

### 6.2.5 Register 3 - Configuration register

This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At reset, the I/Os are configured as inputs.

Bit	Symbol	Access	Value	Description			
7	C7	R/W	1*	not used			
6	C6	R/W	1*				
5	C5	R/W	1*				
4	C4	R/W	1*				
3	C3	R/W	1*	configures the directions of the I/O pins			
2	C2	R/W	1*	0 = corresponding port pin enabled as an out			
1	C1	R/W	1*	1 = corresponding port pin configured as an input			
0	C0	R/W	1*	(default value)			

Table 7.	Register 3 - Configuration register bit description
Legend: *	default value.

## 6.3 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9537 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9537 registers and state machine will initialize to their default states. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

For a power reset cycle,  $V_{DD}$  must be lowered below 0.2 V and then restored to the operating voltage.

## 6.4 **RESET** input

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin LOW for a minimum of  $t_{w(rst)}$ . The PCA9537 registers and SMBus/I<sup>2</sup>C-bus state machine will be held in their default state until the  $\overline{\text{RESET}}$  input is once again HIGH. This input requires a pull-up resistor to V<sub>DD</sub> if no active connection is used.

## 6.5 Interrupt output


The open-drain interrupt output  $(\overline{INT})$  is activated when one of the port pins changes state and the pin is configured as an input. The interrupt is de-activated when the input returns to its previous state or the Input Port register is read.

Note that changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

## 6.6 I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above  $V_{DD}$  to a maximum of 5.5 V.

If the I/O is configured as an output, then either Q1 or Q2 is enabled, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance paths that exist between the pin and either  $V_{DD}$  or  $V_{SS}$ .



# 6.7 Bus transactions

Data is transmitted to the PCA9537 registers using the write mode as shown in Figure 5 and Figure 6. Data is read from the PCA9537 registers using the read mode as shown in Figure 7 and Figure 8. These devices do not implement an auto-increment function so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte has been sent.





Fig 6. Write to configuration or polarity inversion registers


# **NXP Semiconductors**

# PCA9537

#### 4-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset




# 7. Application design-in information



# 7.1 Minimizing I<sub>DD</sub> when the I/Os are used to control LEDs

When the I/Os are used to control LEDs, they are normally connected to V<sub>DD</sub> through a resistor as shown in Figure 9. Since the LED acts as a diode, when the LED is off the I/O V<sub>I</sub> is about 1.2 V less than V<sub>DD</sub>. The supply current, I<sub>DD</sub>, increases as V<sub>I</sub> becomes lower than V<sub>DD</sub>.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{DD}$  when the LED is off. Figure 10 shows a high value resistor in parallel with the LED. Figure 11 shows  $V_{DD}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_I$  at or above  $V_{DD}$  and prevents additional supply current consumption when the LED is off.



# 8. Limiting values

Table 8. In accorda	Limiting values nce with the Absolute Maximum R	ating System (IEC	C 60134).		
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+6.0	V
l <sub>l</sub>	input current		-	±20	mA
V <sub>I/O</sub>	voltage on an input/output pin		$V_{SS}-0.5$	5.5	V
I <sub>O(IOn)</sub>	output current on pin IOn		-	±50	mA
I <sub>DD</sub>	supply current		-	85	mA
I <sub>SS</sub>	ground supply current		-	100	mA
P <sub>tot</sub>	total power dissipation		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C
T <sub>j(max)</sub>	maximum junction temperature		-	+125	°C

# 9. Static characteristics

## Table 9. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V <sub>DD</sub>	supply voltage		2.3	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; V <sub>DD</sub> = 5.5 V; no load; f <sub>SCL</sub> = 100 kHz	-	104	175	μΑ
I <sub>stbL</sub>	LOW-level standby current	Standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$ ; I/O = inputs	-	0.25	1	μΑ
I <sub>stbH</sub>	HIGH-level standby current	Standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ ; $f_{SCL} = 0 \text{ kHz}$ ; I/O = inputs	-	0.25	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	<u>[1]</u> _	1.5	1.65	V
Input SCL	; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	7	-	mA
I <sub>L</sub>	leakage current	$V_{I} = V_{DD} = V_{SS}$	–1	-	+1	μΑ
Ci	input capacitance	$V_{I} = V_{SS}$	-	5	10	pF

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I/Os							
V <sub>IL</sub>	LOW-level input voltage			-0.5	-	+0.8	V
V <sub>IH</sub>	HIGH-level input voltage			2.0	-	5.5	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.5 V					
		V <sub>DD</sub> = 2.3 V	[2]	8	10	-	mA
		V <sub>DD</sub> = 3.0 V	[2]	8	14	-	mA
		V <sub>DD</sub> = 4.5 V	[2]	8	17	-	mA
		V <sub>OL</sub> = 0.7 V					
		V <sub>DD</sub> = 2.3 V	[2]	10	13	-	mA
		V <sub>DD</sub> = 3.0 V	[2]	10	19	-	mA
		V <sub>DD</sub> = 4.5 V	[2]	10	24	-	mA
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -8 mA					
		V <sub>DD</sub> = 2.3 V	[3]	1.8	-	-	V
		V <sub>DD</sub> = 3.0 V	[3]	2.6	-	-	V
		V <sub>DD</sub> = 4.5 V	[3]	4.1	-	-	V
		I <sub>OH</sub> = -10 mA					
		V <sub>DD</sub> = 2.3 V	[3]	1.7	-	-	V
		V <sub>DD</sub> = 3.0 V	[3]	2.5	-	-	V
		V <sub>DD</sub> = 4.5 V	[3]	4.0	-	-	V
IL	leakage current	$V_I = V_{DD} = V_{SS}$		-1	-	+1	μA
C <sub>i</sub>	input capacitance			-	5	10	pF
Interrupt	NT						
l <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		3	13	-	mA
I <sub>OH</sub>	HIGH-level output current	V <sub>OL</sub> = 0.4 V		-1	-	+1	μA
Select inp	out RESET						
V <sub>IL</sub>	LOW-level input voltage			-0.5	-	+0.8	V
VIH	HIGH-level input voltage			2.0	-	5.5	V
IL	leakage current	$V_{I} = V_{DD} = V_{SS}$		-1	-	+1	μA

# Table 9.Static characteristics ... continued $V_{DD} = 2.3 V$ to 5.5 V: $V_{DD} = 0 V$ : $T_{DD} = -40 \circ C$

40°C to 185°C; unloss otherwise specified

[1] V<sub>DD</sub> must be lowered to 0.2 V in order to reset part.

[2] Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 100 mA.

[3] The total current sourced by all I/Os must be limited to 85 mA.

# **10.** Dynamic characteristics

Table 10.	Dynamic characteristics
-----------	-------------------------

Symbol	Parameter	Conditions		Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
					Мах	Min	Max	
f <sub>SCL</sub>	SCL clock frequency			0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition			4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition			4.7	-	0.6	-	μs
t <sub>SU;STO</sub>	set-up time for STOP condition			4.0	-	0.6	-	μs
t <sub>HD;DAT</sub>	data hold time			0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time		<u>[1]</u>	0.3	3.45	0.1	0.9	μs
t <sub>VD;DAT</sub>	data valid time		[2]	300	-	50	-	ns
t <sub>SU;DAT</sub>	data set-up time			250	-	100	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock			4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	μs
t <sub>r</sub>	rise time of both SDA and SCL signals			-	1000	20 + 0.1C <sub>b</sub> [3]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals			-	300	20 + 0.1C <sub>b</sub> [3]	300	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns
Port timi	ng							
t <sub>v(Q)</sub>	data output valid time			-	200	-	200	ns
t <sub>su(D)</sub>	data input set-up time			100	-	100	-	ns
t <sub>h(D)</sub>	data input hold time			1	-	1	-	μs
Interrupt timing								
t <sub>v(INT)</sub>	valid time on pin INT			-	4	-	4	μs
t <sub>rst(INT)</sub>	reset time on pin INT			-	4	-	4	μs
RESET								
t <sub>w(rst)</sub>	reset pulse width			4	-	4	-	ns
t <sub>rec(rst)</sub>	reset recovery time			0	-	0	-	ns
t <sub>rst</sub>	reset time			400	-	400	-	ns

[1]  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.


[2]  $t_{VD;DAT}$  = minimum time for the SDA data out to be valid following SCL LOW.


[3]  $C_b = total capacitance of one bus line in pF.$ 


# **NXP Semiconductors**

# PCA9537

### 4-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset













Fig 15. Expanded view of read input port register



# **11. Test information**






#### Table 11. Test data

Test	Load		Switch
	RL	CL	
t <sub>v(Q)</sub>	500 Ω	50 pF	$2 \times V_{DD}$

# 12. Package outline



#### Fig 19. Package outline SOT552-1 (TSSOP10) PCA9537\_5

# **13. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

# 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

# 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

## 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 20) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 12 and 13

#### Table 12. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	

#### Table 13. Lead-free process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 20.

# PCA9537

#### 4-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

# **15. Abbreviations**

Table 14. A	bbreviations
Acronym	Description
ACPI	Advanced Configuration and Power Interface
CBT	Cross-Bar Technology
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
FF	Flip-Flop
GPIO	General Purpose Input/Output
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LED	Light Emitting Diode
LP	Low-Pass
MM	Machine Model
POR	Power-On Reset
SMBus	System Management Bus

# **16. Revision history**

# **NXP Semiconductors**

## 4-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

Document ID	Release date	Data sheet status	Change notice	Supersedes		
Modifications (continued):	<ul> <li>Figure 16 "Expanded view of write to output port register": changed symbol from "t<sub>PV</sub>" to "t<sub>v(Q)</sub>"</li> <li>(Old) Figure 18, "Test circuit" split into Figure 18 "Test circuit" and Table 11 "Test data"</li> <li>– symbol changed from "t<sub>pv</sub>" to "t<sub>v(Q)</sub>"</li> <li>Added soldering information</li> <li>Added Table 14 "Abbreviations"</li> </ul>					
PCA9537_4	20060921	Product data sheet	-	PCA9537_3		
PCA9537_3 (9397 750 14259)	20041129	Product data sheet	-	PCA9537_2		
PCA9537_2 (9397 750 14052)	20040930	Objective data sheet	-	PCA9537_1		
PCA9537_1 (9397 750 12894)	20040820	Objective data sheet	-	-		

#### Table 15. Revision history ... continued

# **17. Legal information**

# 17.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

## 17.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

# 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

# 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

# **18. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

# **NXP Semiconductors**

# PCA9537

4-bit I<sup>2</sup>C-bus and SMBus low power I/O port with interrupt and reset

# **19. Contents**

1	General description	. 1
2	Features	. 1
3	Ordering information	. 2
4	Block diagram	. 2
5	Pinning information	. 3
5.1	Pinning	. 3
5.2	Pin description	. 3
6	Functional description	. 4
6.1	Device address	
6.2	Registers	
6.2.1	Command byte	
6.2.2	Register 0 - Input Port register	
6.2.3	Register 1 - Output Port register	
6.2.4 6.2.5	Register 2 - Polarity Inversion register	
6.3	Register 3 - Configuration register           Power-on reset	
6.4	RESET input.	
6.5		
6.6	I/O port	
6.7	Bus transactions	
7	Application design-in information	10
7.1	Minimizing I <sub>DD</sub> when the I/Os are used to	
	control LEDs	10
8	Limiting values	11
9	Static characteristics	11
10	Dynamic characteristics	13
11	Test information	
12	Package outline	17
13	Handling information	18
14	Soldering of SMD packages	18
14.1	Introduction to soldering	18
14.2	Wave and reflow soldering	18
14.3	Wave soldering	
14.4	Reflow soldering	19
15	Abbreviations	20
16	Revision history	21
17	Legal information	23
17.1	Data sheet status	23
17.2	Definitions	
17.3	Disclaimers	
17.4	Trademarks	
18	Contact information	
19	Contents	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.



founded by

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 7 May 2009 Document identifier: PCA9537\_5