

NX3DV221

High-speed USB 2.0 switch with enable

Rev. 3 — 5 July 2012

Product data sheet

1. General description

The NX3DV221 is a high-bandwidth switch designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1 GHz) of this switch allows signal to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

2. Features and benefits

- Wide supply voltage range from 2.3 V to 3.6 V
- Switch voltage accepts signals up to 5.5 V
- 1.8 V control logic at $V_{CC} = 3.6$ V
- Low-power mode when \overline{OE} is HIGH (2 μ A maximum)
- 6 Ω (maximum) ON resistance
- 0.1 Ω (typical) ON resistance mismatch between channels
- 6 pF (typical) ON-state capacitance
- High bandwidth (1.0 GHz typical)
- Latch-up performance exceeds 100 mA per JESD 78B Class II Level A
- ESD protection:
 - ◆ HBM JESD22-A114F Class 3A exceeds 8000 V
 - ◆ CDM JESD22-C101E exceeds 1000 V
 - ◆ HBM exceeds 12000 V for I/O to GND protection
- Specified from -40 °C to $+85$ °C

3. Applications

- Routes signals for USB 1.0, 1.1 and 2.0



4. Ordering information

Table 1. Ordering information

| Type number | Package | | | Version |
|-------------|-------------------|--------|--|-----------|
| | Temperature range | Name | Description | |
| NX3DV221GM | -40 °C to +85 °C | XQFN10 | plastic extremely thin quad flat package; no leads; 10 terminals; body 2 × 1.55 × 0.5 mm | SOT1049-3 |

5. Marking

Table 2. Marking

| Type number | Marking code ^[1] |
|-------------|-----------------------------|
| NX3DV221GM | x21 |

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

6. Functional diagram





Fig 1. Logic symbol

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3. Pin description

| Symbol | Pin | Description |
|------------------------|-----|----------------------------------|
| 1D+ | 1 | independent input or output |
| 1D- | 2 | independent input or output |
| 2D+ | 3 | independent input or output |
| 2D- | 4 | independent input or output |
| GND | 5 | ground (0 V) |
| $\overline{\text{OE}}$ | 6 | output enable input (active LOW) |
| D- | 7 | common input or output |
| D+ | 8 | common input or output |
| S | 9 | select input |
| V _{CC} | 10 | supply voltage |

8. Functional description

Table 4. Function table^[1]

| Input | | Channel |
|-------|------------------------|--------------------|
| S | $\overline{\text{OE}}$ | |
| L | L | D+ = 1D+; D- = 1D- |
| H | L | D+ = 2D+; D- = 2D- |
| X | H | switches off |

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|-------------------------|-------------------------------|----------|-----------|------|
| V_{CC} | supply voltage | | -0.5 | +4.6 | V |
| V_I | input voltage | S, \overline{OE} input | [1] -0.5 | +7.0 | V |
| V_{SW} | switch voltage | | [2] -0.5 | +7.0 | V |
| I_{IK} | input clamping current | $V_I < -0.5$ V | -50 | - | mA |
| I_{SK} | switch clamping current | $V_I < -0.5$ V | -50 | - | mA |
| I_{SW} | switch current | | - | ± 120 | mA |
| I_{CC} | supply current | | - | +100 | mA |
| I_{GND} | ground current | | -100 | - | mA |
| T_{stg} | storage temperature | | -65 | +150 | °C |
| P_{tot} | total power dissipation | $T_{amb} = -40$ °C to +125 °C | [3] - | 250 | mW |

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.

[3] For XQFN10 packages: above 132 °C the value of P_{tot} derates linearly with 14.1 mW/K.

10. Recommended operating conditions

Table 6. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|---------------------|--------------------------|-----|----------|------|
| V_{CC} | supply voltage | | 2.3 | 3.6 | V |
| V_I | input voltage | S, \overline{OE} input | 0 | V_{CC} | V |
| V_{SW} | switch voltage | | 0 | 5.5 | V |
| T_{amb} | ambient temperature | | -40 | +85 | °C |

11. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground 0 V).

| Symbol | Parameter | Conditions | $T_{amb} = 25$ °C | | | $T_{amb} = -40$ °C to +85 °C | | Unit |
|----------|--------------------------|--|-------------------|------|-----|------------------------------|--------------|---------|
| | | | Min | Typ | Max | Min | Max | |
| V_{IH} | HIGH-level input voltage | $V_{CC} = 2.3$ V to 2.7 V | - | - | - | $0.46V_{CC}$ | - | V |
| | | $V_{CC} = 2.7$ V to 3.6 V | - | - | - | $0.46V_{CC}$ | - | V |
| V_{IL} | LOW-level input voltage | $V_{CC} = 2.3$ V to 2.7 V | - | - | - | - | $0.25V_{CC}$ | V |
| | | $V_{CC} = 2.7$ V to 3.6 V | - | - | - | - | $0.25V_{CC}$ | V |
| V_{IK} | input clamping voltage | $V_{CC} = 2.7$ V, 3.6 V; $I_I = -18$ mA | - | - | - | - | -1.8 | V |
| I_I | input leakage current | S, \overline{OE} input; $V_{CC} = 0$ V, 2.7 V, 3.6 V; $V_I = GND$ to 3.6 V | - | 0.01 | - | - | ± 1 | μ A |

Table 7. Static characteristics ...continued
 At recommended operating conditions; voltages are referenced to GND (ground 0 V).

| Symbol | Parameter | Conditions | T _{amb} = 25 °C | | | T _{amb} = -40 °C to +85 °C | | Unit |
|---------------------|---------------------------|--|--------------------------|------|-----|-------------------------------------|------|------|
| | | | Min | Typ | Max | Min | Max | |
| I _{OFF} | power-off leakage current | per pin; V _{CC} = 0 V | | | | | | |
| | | V _{SW} = 0 V to 2.7 V | - | 0.01 | - | - | ±2.0 | μA |
| | | V _{SW} = 0 V to 3.6 V | - | 0.01 | - | - | ±2.0 | μA |
| | | V _{SW} = 0 V to 5.25 V | - | 0.01 | - | - | ±3.0 | μA |
| I _{S(OFF)} | OFF-state leakage current | nD+ and nD- ports; see Figure 3 | | | | | | |
| | | V _{CC} = 2.7 V, 3.6 V | - | - | - | - | ±1 | μA |
| I _{CC} | supply current | V _{CC} = 2.7 V, 3.6 V | | | | | | |
| | | \overline{OE} = GND | - | 18.5 | - | - | 30 | μA |
| | | \overline{OE} = V _{CC} (low-power mode) | - | 0.01 | - | - | 2 | μA |
| ΔI _{CC} | additional supply current | S, \overline{OE} input; one input at 1.8 V; other inputs at GND or V _{CC} | | | | | | |
| | | V _{CC} = 2.7 V | - | 0.8 | - | - | 1.8 | μA |
| | | V _{CC} = 3.6 V | - | 12.5 | - | - | 20 | μA |
| C _I | input capacitance | V _{SW} = GND or V _{CC} ; V _{CC} = 2.5 V, 3.3 V | - | 1 | - | - | 2.5 | pF |
| C _{S(OFF)} | OFF-state capacitance | V _{SW} = GND or V _{CC} ; V _{CC} = 2.5 V, 3.3 V | - | 3 | - | - | 5.0 | pF |
| C _{S(ON)} | ON-state capacitance | V _{SW} = GND or V _{CC} ; V _{CC} = 2.5 V, 3.3 V | - | 6 | - | - | 7.5 | pF |

11.1 Test circuits




Fig 3. Test circuit for measuring OFF-state leakage current

11.2 ON resistance

Table 8. ON resistance

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see [Figure 5](#).

| Symbol | Parameter | Conditions | T _{amb} = -40 °C to +85 °C | | | T _{amb} = -40 °C to +85 °C | | Unit |
|-----------------------|---|--|-------------------------------------|--------------------|-----|-------------------------------------|-----|------|
| | | | Min | Typ ^[1] | Max | Min | Max | |
| R _{ON} | ON resistance | V _{CC} = 2.3 V, 3.0 V see Figure 4 | | | | | | |
| | | V _I = 0 V; I _I = 30 mA | - | 3.6 | - | - | 6 | Ω |
| | | V _I = 2.4 V; I _I = -15 mA | - | 4.3 | - | - | 7 | Ω |
| ΔR _{ON} | ON resistance mismatch between channels | V _{CC} = 2.3 V, 3.0 V [2] | | | | | | |
| | | V _I = 0 V; I _I = 30 mA | - | 0.1 | - | - | - | Ω |
| | | V _I = 1.7 V; I _I = -15 mA | - | 0.1 | - | - | - | Ω |
| R _{ON(flat)} | ON resistance (flatness) | V _{CC} = 2.3 V, 3.0 V; [3] V _I = 0 V to V _{CC} | | | | | | |
| | | I _I = 30 mA | - | 0.8 | - | - | - | Ω |
| | | I _I = -15 mA | - | 0.7 | - | - | - | Ω |

- [1] Typical values are measured at T_{amb} = 25 °C.
- [2] Measured at identical V_{CC}, temperature and input voltage.
- [3] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V_{CC} and temperature.

11.3 ON resistance test circuit and waveforms




Fig 4. Test circuit for measuring ON resistance




Fig 5. ON resistance as a function of input voltage

12. Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

| Symbol | Parameter | Conditions | T _{amb} = 25 °C | | | T _{amb} = -40 °C to +85 °C | | Unit |
|------------------|-------------------|---|--------------------------|--------------------|-----|-------------------------------------|-----|------|
| | | | Min | Typ ^[1] | Max | Min | Max | |
| t _{pd} | propagation delay | Dn to nDn or nDn to Dn; see Figure 6 [2][3] | - | 0.25 | - | - | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | - | 0.25 | - | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | 0.25 | - | - | - | ns |
| t _{en} | enable time | S to Dn, nDn; see Figure 8 [3] | - | - | - | - | 50 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | - | - | 30 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | - | - | - | 30 | ns |
| | | OE to Dn, nDn; see Figure 8 [3] | - | - | - | - | 32 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | - | - | - | 17 | ns |
| t _{dis} | disable time | S to Dn, nDn; see Figure 8 [3] | - | - | - | - | 23 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | - | - | 12 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | - | - | - | 10 | ns |
| | | OE to Dn, nDn; see Figure 8 [3] | - | - | - | - | 12 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | - | - | - | 10 | ns |


Table 9. Dynamic characteristics ...continued


At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 9](#).

| Symbol | Parameter | Conditions | T _{amb} = 25 °C | | | T _{amb} = -40 °C to +85 °C | | Unit |
|--------------------|------------------|----------------------------------|--------------------------|--------------------|-----|-------------------------------------|-----|------|
| | | | Min | Typ ^[1] | Max | Min | Max | |
| t _{sk(o)} | output skew time | see Figure 7 | [4] | | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | - | 0.1 | - | - | 0.2 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | 0.1 | - | - | 0.2 | ns |
| t _{sk(p)} | pulse skew time | see Figure 6 | [4] | | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | - | 0.1 | - | - | 0.2 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | - | 0.1 | - | - | 0.2 | ns |

- [1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 2.5 V and 3.3 V respectively.
- [2] The propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- [3] t_{pd} is the same as t_{PLH} and t_{PHL}.
- [4] Guaranteed by design.


12.1 Waveforms, test circuit and graphs





Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.
 $t_{sk(o)} = |t_{PLH(1)} - t_{PLH(2)}|$ or $|t_{PHL(1)} - t_{PHL(2)}|$.

Fig 7. Output skew time




Measurement points are given in [Table 10](#).
 Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 8. Enable and disable times

Table 10. Measurement points

| Supply voltage | Input | | Output |
|----------------|----------|-------|-------------|
| V_{CC} | V_M | V_I | V_X |
| 2.3 V to 3.6 V | $0.5V_I$ | 1.8 V | $0.9V_{OH}$ |



Test data is given in [Table 11](#).

Definitions test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

V_{EXT} = External voltage for measuring switching times.

V_I may be connected to S or \overline{OE} .

Fig 9. Test circuit for switching times

Table 11. Test data

| Supply voltage | Input | | Load | |
|----------------|-------|-------------|-------|--------------|
| V_{CC} | V_I | t_r, t_f | C_L | R_L |
| 2.3 V to 3.6 V | 1.8 V | ≤ 5 ns | 50 pF | 500 Ω |




Fig 10. Eye-pattern 480 Mbps USB signal with no switch.




Fig 11. Eye-pattern 480 Mbps USB signal with switch (normally closed path)




Fig 12. Eye-pattern 480 Mbps USB signal with switch (normally open path)

12.2 Additional dynamic characteristics

Table 12. Additional dynamic characteristics


At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $V_i = \text{GND}$ or V_{CC} (unless otherwise specified); $t_r = t_f \leq 5 \text{ ns}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.


| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|--------------------------|---|------------------------|-----|-----|------|
| $f_{(-3\text{dB})}$ | -3 dB frequency response | $R_L = 50 \text{ } \Omega$; see Figure 13 | [1][2] | | | |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | - | 1.0 | - | GHz |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | - | 1.0 | - | GHz |
| α_{iso} | isolation (OFF-state) | $f_i = 250 \text{ MHz}$; $R_L = 50 \text{ } \Omega$; see Figure 14 | [1][2] | | | |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | - | -38 | - | dB |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | - | -38 | - | dB |
| Xtalk | crosstalk | between switches; $f_i = 250 \text{ MHz}$; $R_L = 50 \text{ } \Omega$; see Figure 15 | [1][2] | | | |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | - | -40 | - | dB |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | - | -40 | - | dB |

[1] f_i is biased at 350 mV.

[2] $V_i = 632 \text{ mV}$ (p-p).

12.3 Test circuits






001aa091

Adjust f_i voltage to obtain 0 dBm level at input.

Fig 14. Test circuit for measuring isolation (OFF-state)



001aa092

Fig 15. Test circuit for measuring crosstalk

13. Package outline

XQFN10: plastic, extremely thin quad flat package; no leads; 10 terminals; body 1.55 x 2.00 x 0.50 mm

SOT1049-3




Fig 16. Package outline SOT1049-3 (XQFN10)

14. Abbreviations

Table 13. Abbreviations

| Acronym | Description |
|---------|---|
| CDM | Charged Device Model |
| CMOS | Complementary Metal Oxide Semiconductor |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |

15. Revision history

Table 14. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------|---|--------------------|---------------|--------------|
| NX3DV221 v.3 | 20120705 | Product data sheet | - | NX3DV221 v.2 |
| Modifications: | • Package outline drawing SOT1049-2 changed to SOT1049-3 (Figure 16). | | | |
| NX3DV221 v.2 | 20111109 | Product data sheet | - | NX3DV221 v.1 |
| Modifications: | • Legal pages updated. | | | |
| NX3DV221 v.1 | 20110421 | Product data sheet | - | - |

16. Legal information

16.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1 General description 1

2 Features and benefits 1

3 Applications 1

4 Ordering information 2

5 Marking 2

6 Functional diagram 2

7 Pinning information 3

7.1 Pinning 3

7.2 Pin description 3

8 Functional description 3

9 Limiting values 4

10 Recommended operating conditions 4

11 Static characteristics 4

11.1 Test circuits 5

11.2 ON resistance 6

11.3 ON resistance test circuit and waveforms 6

12 Dynamic characteristics 7

12.1 Waveforms, test circuit and graphs 8

12.2 Additional dynamic characteristics 12

12.3 Test circuits 12

13 Package outline 14

14 Abbreviations 15

15 Revision history 15

16 Legal information 16

16.1 Data sheet status 16

16.2 Definitions 16

16.3 Disclaimers 16

16.4 Trademarks 17

17 Contact information 17

18 Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.