HDSP-253x Series

Eight Character 5 mm Smart Alphanumeric Display



Data Sheet



Description

The HDSP-253x is ideal for applications where displaying eight or more characters of dot matrix information in an aesthetically pleasing manner is required. These devices are eight-digit, 5x7 dot matrix, alphanumeric displays. The 5.0mm (0.2 inch) high characters are packaged in a 0.300 inch (7.62 mm) 30 pin DIP. The on-board CMOS IC has the ability to decode 128 ASCII characters, which are permanently stored in ROM. In addition, 16 programmable symbols may be stored in on-board RAM. Seven brightness levels provide versatility in adjusting the display intensity and power consumption. The HDSP-253x is designed for standard microprocessor interface techniques. The display and special features are accessed through a bidirectional eight-bit data bus.

Features

- XY stackable
- 128 character ASCII decoder
- Programmable functions
- 16 user definable characters
- Multi-level dimming and blanking
- TTL compatible CMOS IC
- Wave solderable


Applications

- Avionics
- Computer peripherals
- Industrial instrumentation
- Medical equipment
- Portable data entry devices
- Telecommunications
- Test equipment

Device Selection Guide

AlGaAs Red	HER	Orange	Yellow	Green
HDSP-2534	HDSP-2532	HDSP-2530	HDSP-2531	HDSP-2533

Package Dimensions



Notes:

- 1. Dimensions are in mm (inches).
- 2. Unless otherwise specified, tolerance on dimensions is ± 0.25 mm (0.010 inch).
- 3. For yellow and green displays only.
- 4. Marking is on side opposite pin 1.

Absolute Maximum Ratings

Supply Voltage, V _{DD} to Ground ^[1]	-0.3 V to 7.0 V
Operating Voltage, V _{DD} to Ground ^[2]	5.5 V
Input Voltage, Any Pin to Ground	-0.3 V to V _{DD} +0.3 V
Free Air Operating Temperature Range, T _A ^[3]	-40°C to + 85°C
Relative Humidity (Noncondensing)	85%
Storage Temperature Range, T _S	-55°C to 100°C
Soldering Temperature [1.59 mm (0.063 in.) Below Body]	
Solder Dipping	260°C for 5 secs
Wave Soldering	250°C for 3 secs
ESD Protection @ 1.5 kΩ, 100 pF	4 kV (each pin)

Notes:

1. Maximum voltage is with no LEDs illuminated.

2. 20 dots ON in all locations at full brightness.

3. See Thermal Considerations section for information about operation in high temperature ambients.

ASCII Character Set

D7 — D6 — D5			0) 0	0 0 () 1	0 0	I 0	0 0	1 1	0 1 0	0	0 1 () 1	0 1 1	0	0 1 1	1	1 Х Х	х
BITS	D3 D2 D1 D0 ↓ ↓ ↓ ↓	ROW COLUMN	()	1	I	2	2	3	3	4		5	;	6	i	7		8-F	:
	0000	0																	16	
	0001	1																	U S	
	0010	2																	E R	
	0011	3															00000		D	
	0100	4																	E F	
	0101	5															00000		I N	
	0110	6																	E D	
	0111	7																	c	
	1000	8																	H	
	1001	9																	A R	
	1010	Α																	A C	
	1011	В																	E	
	1100	C																	R S	
	1101	D																		
	1110	E																		
	1111	F																		

Optical Characteristics at 25°C^[1]

 $V_{DD} = 5.0 V$ at Full Brightness

		•	Dominant Wavelength λ _{PEAK} (nm)	Wavelength ^[2] $\lambda_{ m d}$ (nm)	
Part Number	Min.	Тур.	Тур.	Тур.	
HDSP-2534	5.1	25	645	637	
HDSP-2532	2.5	7.5	635	626	
HDSP-2530	2.5	7.5	600	602	
HDSP-2531	2.5	7.5	583	585	
HDSP-2533	2.5	7.5	568	574	
	HDSP-2534 HDSP-2532 HDSP-2530 HDSP-2531	Character Av Iv (mcd) Part Number Min. HDSP-2534 5.1 HDSP-2532 2.5 HDSP-2530 2.5 HDSP-2531 2.5	Part Number Min. Typ. HDSP-2534 5.1 25 HDSP-2532 2.5 7.5 HDSP-2530 2.5 7.5 HDSP-2531 2.5 7.5	Character Average (#) Wavelength Iv (mcd) Typ. Part Number Min. Typ. HDSP-2534 5.1 25 645 HDSP-2532 2.5 7.5 635 HDSP-2530 2.5 7.5 600 HDSP-2531 2.5 7.5 583	

Notes:

Refers to the initial case temperature of the device immediately prior to measurement.
 Dominant wavelength, λ_d, is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

Recommended Operating Conditions

Parameter	Symbol	Minimum	Nominal	Maximum	Units
Supply Voltage	V _{DD}	4.5	5.0	5.5	V

Electrical Characteristics over Operating Temperature Range

 $4.5 < V_{DD} < 5.5$ unless otherwise specified

			25°C	25°C			
Parameter	Symbol	Min.	Typ. ^[1]	Max. ^[1]	Max.	Units	Test Conditions
Input Leakage (Input without Pull-up)	I	-1.0			1.0	μΑ	$V_{IN} = 0$ to V_{DD} , Pins CLK, D ₀ -D ₇ , A ₀ -A ₄
Input Current (Input with Pull-up)	I _{IP}	-30	-11	-18	0	μΑ	$V_{IN} = 0$ to V_{DD} , Pins CLS, RST, WR, RD, CE, FL
I _{DD} Blank	I _{DD} (BL)		0.5	3.0	4.0	mA	$V_{IN} = V_{DD}$
I _{DD} 8 Digits 12 Dots/Char ^[2,3,4] (AlGaAs)	I _{DD} (V)		230	295	390	mA	"V" On in All 8 Locations
I _{DD} 8 Digits 20 Dots/Char ^[2,3,4] (AlGaAs)	I _{DD} (#)		330	410	480	mA	"#" On in All 8 Locations
I _{DD} 8 Digits 12 Dots/Char ^[2,3,4] (All Colors Except AlGaAs)	I _{DD} (V)		200	255	330	mA	"V" On in All 8 Locations
I _{DD} 8 Digits 20 Dots/Char ^[2,3,4] (All Colors Except AlGaAs)	I _{DD} (#)		300	370	430	mA	"#" On in All 8 Locations
Input Voltage High	V _{IH}	2.0			V _{DD} +0.3 V	V	
Input Voltage Low	V _{IL}	GND -0.3 V			0.8	V	
Output Voltage High	V _{OH}	2.4				V	V_{DD} = 4.5 V, I_{OH} = -40 μA
Output Voltage Low D ₀ -D ₇	V _{OL}				0.4	V	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$
Output Voltage Low CLK	V _{OL}				0.4	V	$V_{DD}{=}4.5$ V, $I_{OL}{=}40~{\mu}A$
Thermal Resistance IC Junction-to-PIN	Rθ _{J-PIN}		16			°C/W	Measured at Pin 17

Notes:

1. $V_{DD} = 5.0 V.$

2. See Thermal Considerations Section for information about operation in high temperature ambients.

3. Average I_{DD} measured at full brightness. See Table 2 in Control Word Section for I_{DD} at lower brightness levels. Peak I_{DD} = 28/15 x I_{DD}(#).

4. Maximum I_{DD} occurs at -55°C.

AC Timing Characteristics over Temperature Range

Reference				
Number	Symbol	Description	Min. ^[1]	Units
1	t _{ACC}	Display Access Time		
		Write	210	
		Read	230	ns
2	t _{ACS}	Address Setup Time to Chip Enable	10	ns
3	t _{CE}	Chip Enable Active Time ^[2, 3]		
		Write	140	
		Read	160	ns
4	t _{ACH}	Address Hold Time to Chip Enable	20	ns
5	t _{CER}	Chip Enable Recovery Time	60	ns
6	t _{CES}	Chip Enable Active Prior to Rising Edge of ^[2, 3]		
		Write	140	
		Read	160	ns
7	t _{CEH}	Chip Enable Hold Time to Rising Edge of Read/Write Signal ^[2,3]	0	ns
8	t _W	Write Active Time	100	ns
9	t _{WD}	Data Valid Prior to Rising Edge of Write Signal	50	ns
10	t _{DH}	Data Write Hold Time	20	ns
11	t _R	Chip Enable Active Prior to Valid Data	160	ns
12	t _{RD}	Read Active Prior to Valid Data	75	ns
13	t _{DF}	Read Data Float Delay	10	ns
	t _{RC}	Reset Active Time ^[4]	300	ns

 V_{DD} = 4.5 to 5.5 V unless otherwise specified.

Notes:

1. Worst case values occur at an IC junction temperature of 125°C.

2. For designers who do not need to read from the display, the Read line can be tied to V_{DD} and the Write and Chip Enable lines can be tied together.

3. Changing the logic levels of the Address lines when $\overline{CE} = "0"$ may cause erroneous data to be entered into the Character RAM, regardless of the logic levels of the \overline{WR} and \overline{RD} lines.

4. The display must not be accessed until after 3 clock pulses (110 µs min. using the internal refresh clock) after the rising edge of the reset line.

Symbol	Description	25°C Typical	Minimum ^[1]	Units
F _{OSC}	Oscillator Frequency	57	28	kHz
F _{RF} ^[5]	Display Refresh Rate	256	128	Hz
F _{FL} ^[6]	Character Flash Rate	2	1	Hz
t _{ST} [7]	Self Test Cycle Time	4.6	9.2	sec


Notes:

5. $F_{RF} = F_{OSC}/224$.

6. $F_{FL} = F_{OSC}/28,672$.


7. $t_{ST} = 262,144/F_{OSC}$.

Write Cycle Timing Diagram



Input Pulse Levels: 0.6 V to 2.4 V

Read Cycle Timing Diagram



Input Pulse Levels: 0.6 V to 2.4 V Output Reference Levels: 0.6 V to 2.2 V Output Loading = 1 TTL Load and 100 pF

Electrical DescriptionPin FunctionDescriptionRESET (RST, pin 1)Reset initializes the display.FLASH (FL, pin 2)FL low indicates an access to the Flash RAM and is unaffected by the state of address
lines A₃-A₄.ADDRESS INPUTS
(A₀-A₄, pins 3-6, 10)Each location in memory has a distinct address. Address inputs (A₀-A₂) select a specific
location in the Character RAM, the Flash RAM or a particular row in the UDC (User-
Defined Character) RAM. A₃-A₄ are used to select which section of memory is accessed.
Table 1 shows the logic levels needed to access each section of memory.

Table 1. Logic Levels to Access Memory FL Section of Memory A_4 A_3 $A_2 A_1 A_0$ 0 Х Х Flash RAM Character Address 0 0 UDC Address Register Don't Care 1 Row Address 1 0 1 UDC RAM 1 1 0 Control Word Register Don't Care 1 1 1 Character RAM Character Address

CLOCK SELECT (CLS, pin 11)	This input is used to select either an internal ($CLS = 1$) or external ($CLS = 0$) clock source.
CLOCK INPUT/OUTPUT (CLK, pin 12)	Outputs the master clock ($CLS = 1$) or inputs a clock ($CLS = 0$) for slave displays.
WRITE (WR, pin 13)	Data is written into the display when the \overline{WR} input is low and the \overline{CE} input is low.
CHIP ENABLE (CE, pin 14)	This input must be at a logic low to read or write data to the display and must go high between each read and write cycle.
READ (RD, pin 19)	Data is read from the display when the $\overline{\text{RD}}$ input is low and the $\overline{\text{CE}}$ input is low.
DATA Bus (D ₀ -D ₇ , pins 20, 21, 25-30)	The Data bus is used to read from or write to the display.
GND (SUPPLY) (pin 16)	This is the analog ground for the LED drivers.
GND (LOGIC) (pin 18)	This is the digital ground for internal logic.
V _{DD} (POWER) (pin 15)	This is the positive power supply input.
Thermal Test (pin 17)	This pin is used to measure the IC junction temperature. Do not connect.




Figure 1. HDSP-253X internal block diagram.

Display Internal Block Diagram

Figure 1 shows the internal block diagram of the HDSP-253X display. The CMOS IC consists of an 8 byte Character RAM, an 8 bit Flash RAM, a 128 character ASCII decoder, a 16 character UDC RAM, a UDC Address Register, a Control Word Register and the refresh circuitry necessary to synchronize the decoding and driving of eight 5 x 7 dot matrix characters. The major user accessible portions of the display are listed below:


Character RAM Flash RAM	This RAM stores either ASCII character data or a UDC RAM address. This is a 1 x 8 RAM which stores Flash data.
User-Defined Character RAM (UDC RAM)	This RAM stores the dot pattern for custom characters.
User-Defined Character Address Register (UDC Address Register)	This register is used to provide the address to the UDC RAM when the user is writing or reading a custom character.
Control Word Register	This register allows the user to adjust the display brightness, flash individual characters, blink, self test or clear the display.

Character Ram

Figure 2 shows the logic levels needed to access the HDSP-253X Character RAM. During a normal access the CE = "0"and either RD = "0" or WR = "0". However, erroneous data may be written into the Character RAM if the Address lines are unstable when CE = "0" regardless of the logic levels of the RD or WR lines. Address lines A₀-A₂ are used to select the location in the Character RAM. Two types of data can be stored in each Character RAM location: an ASCII code or a UDC RAM address. Data bit D₇ is used to differentiate between the ASCII character and a UDC RAM address. D₇ = 0 enables the ASCII decoder and D₇ = 1 enables the UDC RAM. D₀-D₆ are used to input ASCII data and D₀-D₃ are used to input a UDC address.



CONTROL SIGNALS



CHARACTER RAM ADDRESS

D 7	D ₆	D 5	D 4	D ₃	D ₂	D ₁	D ₀
0			128 AS	CII CODE			
1	х	X	X		UDC	CODE	

CHARACTER RAM DATA FORMAT

DIGo	DIG ₁	DIG ₂	DIG ₃	DIG ₄	DIG ₅	DIG ₆	DIG ₇
000	001	010	011	100	101	110	111
	ABOL IS A			ON Address	ABOVE		

DISPLAY 0 = LOGIC 0; 1 = LOGIC 1; X = D0 NOT CARE

Figure 2. Logic levels to access the character RAM.

UDC RAM and UDC Address Register

Figure 3 shows the logic levels needed to access the UDC RAM and the UDC Address Register. The UDC Address Register is eight bits wide. The lower four bits (D_0 - D_3) are used to select one of the 16 UDC locations. The upper four bits (D_4 - D_7) are not used. Once the UDC address has been stored in the UDC Address Register, the UDC RAM can be accessed.

To completely specify a 5 x 7 character requires eight write cycles. One cycle is used to store the UDC RAM address in the UDC Address Register. Seven cycles are used to store dot data in the UDC RAM. Data is entered by rows. One cycle is needed to access each row. Figure 4 shows the organization of a UDC character assuming the symbol to be stored is an "F." A₀-A₂ are used to select the row to be accessed and D₀-D₄ are used to transmit the row dot data. The upper three bits (D₅-D₇) are ignored. D₀ (least significant bit) corresponds to the right most column of the 5 x 7 matrix and D₄ (most significant bit) corresponds to the left most column of the 5 x 7 matrix.

Flash RAM

Figure 5 shows the logic levels needed to access the Flash RAM. The Flash RAM has one bit associated with each location of the Character RAM. The Flash input is used to select the Flash RAM. Address lines A_3 - A_4 are ignored. Address lines A_0 - A_2 are used to select the location in the Flash RAM to store the attribute. D_0 is used to store or remove the flash attribute. $D_0 = "1"$ stores the attribute and $D_0 = "0"$ removes the attribute.

When the attribute is enabled through bit 3 of the Control Word and a "1" is stored in the Flash RAM, the corresponding character will flash at approximately 2 Hz. The actual rate is dependent on the clock frequency. For an external clock the flash rate can be calculated by dividing the clock frequency by 28,672.

C 0	C 0	C 0	C 0	C 0			
1	L	L	5	5			
1	2	3	4	5			
D 4	D3	D ₂	D_1	Do		UDC CHARACTER	HEX CODE
1	1	1	1	1	ROW 1	• • • • •	1F
1	0	0	0	0	ROW 2	•	10
1	0	0	0	0	ROW 3	•	10
1	1	1	1	0	ROW 4		1E
1	0	0	0	0	ROW 5	•	10
1	0	0	0	0	ROW 6	•	10
1	0	0	0	0	ROW 7	•	10
IGI	NOR	ED					

0 = LOGIC 0; 1 = LOGIC 1; * = ILLUMINATED LED

Figure 4. Data to load ""F" into the UDC RAM.

	RST	CE	WR	RD	
			0	0	UNDEFINED
	1	0	0	1	WRITE TO DISPLAY
	1	U	1	0	READ FROM DISPLAY
			1	1	UNDEFINED
(CONTR	OL SIGI	-		

FL	A ₄	A ₃	A ₂	A ₁	A ₀
1	0	0	Х	X	X

UDC ADDRESS REGISTER ADDRESS

D7	D ₆	D5	D 4	D ₃	D ₂	D ₁	Do
Х	Х	Х	Х		UDC	CODE	

UDC ADDRESS REGISTER DATA FORMAT

RST	Œ	WR	RD								
		0	0	UNDEFINED							
1	0	0	1	WRITE TO DISPLAY							
	U	1	0	READ FROM DISPLAY							
		1	1	UNDEFINED							
CONTR											

CONTROL SIGNALS

	FL	A ₄	A_3	A ₂	A ₁	A ₀				
	1	0	1	RO	W SELI	CT	000 = ROW 1 110 = ROW 7			
Ì										


UDC RAM ADDRESS

	D 7	D ₆	D 5	D 4	D ₃	D ₂	D ₁	D ₀
	X	X	X		D	OT DAT	A	
i	JDC RA	М		C				C
1	DATA F	ORMAT		0				0
				L				L
				1				5

0 = LOGIC 0; 1 = LOGIC 1; X = DO NOT CARE

Figure 3. Logic levels to access a UDC character.





	D 7	D ₆	D 5	D_4	D ₃	D ₂	D ₁	D ₀	. REMOVE FLASH AT			
	Х	X	X	X	Х	X	Х	0	SPECIFIED DIGIT LOCATION STORE FLASH AT			
j	FLASH RAM DATA FORMAT SPECIFIED DIGIT LOCATION											

0 = LOGIC 0; 1 = LOGIC 1; X = DO NOT CARE

Figure 5. Logic levels to access the Flash RAM.

Control Word Register

Figure 6 shows how to access the Control Word Register. This is an eight bit register which performs five functions. They are Brightness control, Flash RAM control, Blinking, Self Test and Clear. Each function is independent of the others. However, all bits are updated during each Control Word write cycle.

Brightness (Bits 0-2)

Bits 0-2 of the Control Word adjust the brightness of the display. Bits 0-2 are interpreted as a three bit binary code with code (000) corresponding to maximum brightness and code (111) corresponding to a blanked display. In addition to varying the display brightness, bits 0-2 also vary the average value of I_{DD}. I_{DD} can be calculated at any brightness level by multiplying the percent brightness level by the value of I_{DD} at the 100% brightness level. These values of I_{DD} are shown in Table 2.

Flash Function (Bit 3)

Bit 3 determines whether the flashing character attribute is on or off. When bit 3 is a "1," the output of the Flash RAM is checked. If the content of a location in the Flash RAM is a "1," the associated digit will flash at approximately 2 Hz. For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672. If the flash enable bit of the Control Word is a "0," the content of the Flash RAM is ignored. To use this function with multiple display systems see the Reset section.

Blink Function (Bit 4)

Bit 4 of the Control Word is used to synchronize blinking of all eight digits of the display. When this bit is a "1" all eight digits of the display will blink at approximately 2 Hz. The actual rate is dependent on the clock frequency. For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672. This function will override the Flash function when it is active. To use this function with multiple display systems see the Reset section.

RST	CE	WR	RD	
		0	0	UNDEFINED
1	0	0	1	WRITE TO DISPLAY
1'		1	0	READ FROM DISPLAY
		1	1	UNDEFINED
CONTR	OL SIGI	VALS		-

	FL	A 4	A3	A ₂	A ₁	A ₀
	1	1	0	Х	Х	X
(CONTR	OL WOF	RD ADD	RESS		




Figure 6. Logic levels to access the control word register.

				%	$V_{DD} = 5.0 V$	
Symbol	D ₂	D ₁	Do	Brightness	25°C Typ.	Units
I _{DD} (V)	0	0	0	100	200	mA
	0	0	1	80	160	mA
	0	1	0	53	106	mA
	0	1	1	40	80	mA
	1	0	0	27	54	mA
	1	0	1	20	40	mA
	1	1	0	13	26	mA

Table 2. Current Requirements at Different Brightness Levels for All Colors Except AlGaAs

Self Test Function (Bits 5, 6)

Bit 6 of the Control Word Register is used to initiate the self test function. Results of the internal self test are stored in bit 5 of the Control Word. Bit 5 is a read only bit where bit 5 = "1" indicates a passed self test and bit 5 = "0" indicates a failed self test.

Setting bit 6 to a logic 1 will start the self test function. The built-in self test function of the IC consists of two internal routines which exercises major portions of the IC and illuminates all of the LEDs. The first routine cycles the ASCII decoder ROM through all states and performs a checksum on the output. If the checksum agrees with the correct value, bit 5 is set to "1."The second routine provides a visual test of the LEDs using the drive circuitry. This is accomplished by writing checkered and inverse checkered patterns to the display. Each pattern is displayed for approximately 2 seconds.

During the self test function the display must not be accessed. The time needed to execute the self test function is calculated by multiplying the clock period by 262,144. For example, assume a clock frequency of 58 KHz, then the time to execute the self test function frequency is equal to (262,144/58,000) = 4.5 second duration.

At the end of the self test function, the Character RAM is loaded with blanks, the Control Word Register is set to zeros except for bit 5, and the Flash RAM is cleared and the UDC Address Register is set to all ones.

Clear Function (Bit 7)

Bit 7 of the Control Word will clear the Character RAM and the Flash RAM. Setting bit 7 to a "1" will start the clear function. Three clock cycles (110 ms min. using the internal refresh clock) are required to complete the clear function. The display must not be accessed while the display is being cleared. When the clear function has been completed, bit 7 will be reset to a "0." The ASCII character code for a space (20H) will be loaded into the Character RAM to blank the display and the Flash RAM will be loaded with "1"s. The UDC RAM, UDC Address Register and the remainder of the Control Word are unaffected.

Display Reset

Figure 7 shows the logic levels needed to reset the display. The display should be reset on Power-up. The external Reset clears the Character RAM, Flash RAM, Control Word and resets the internal counters. After the rising edge of the Reset signal, three clock cycles (110 ms min. using the internal refresh clock) are required to complete the reset sequence. The display must not be accessed while the display is being reset. The ASCII Character code for a space (20H) will be loaded into the Character RAM to blank the display. The Flash RAM and Control Word Register are loaded with all "0"s. The UDC RAM and UDC Address Register are unaffected. All displays which operate with the same clock source must be simultaneously reset to synchronize the Flashing and Blinking functions.

Mechanical Considerations

The HDSP-253X is assembled by die attaching and wire bonding 280 LED chips and a CMOS IC to a thermally conductive printed circuit board. A polycarbonate lens placed over the pcb creates an air gap over the LED wire bonds. A backfill epoxy seals the display package.

Figure 8 shows the proper method to insert the display by hand. To prevent damage to the LED wire bonds, apply pressure uniformly with fingers located at both ends of the part. Using a tool, shown in Figure 9, such as a screwdriver or pliers to push the display into the printed circuit board or socket may damage the LED wire bonds. The force exerted by a screwdriver is sufficient to push the lens into the LED wire bonds. The bent wire bonds cause shorts or opens that result in catastrophic failure of the LEDs.

RST	CE	WR	RD	FL	A4 -A0	D7 -D0
0	1	Х	х	х	х	х

Note:

If RST, CE, and WR are low, unkown data may be written into the display.

Figure 7. Logic levels to reset the display.




Figure 8. Proper method to manually insert a display.

Figure 9. Improper method to manually insert a display.

Thermal Considerations

The HDSP-253X can operate from -40°C to +85°C. The display's low thermal resistance allows heat to flow from the CMOS IC to the 24 package pins. Typically, this heat is conducted through the printed circuit board traces to free air. For most applications, no additional heatsinking is needed. Illuminating all 280 LEDs simultaneously at full brightness is not recommended for continuous operation. However, all 280 LEDs can be illuminated simultaneously at full brightness for 10 seconds at 25°C as a lamp test.

The IC has a maximum allowable junction temperature of 150°C. The IC junction temperature can be calculated with the following equation:

 $T_JMAX = T_A + (P_D \times R\Theta_{J-A})$

TJMAX is the maximum allowable IC junction temperature.

T_A is the ambient temperature surrounding the display.

P_D is the power dissipated by the IC.

 $R\theta_{J-A}$ is the thermal resistance from the IC through the display package and printed circuit board to the ambient.

A typical value for $R\theta_{J-A}$ is 39°C/W. This value is typical for a display mounted in a socket and covered with a plastic filter. The socket is soldered to a 0.062 in. thick printed circuit board with 0.020 in. wide one-ounce copper traces. P_D can be calculated as follows:

 $P_D = V_{DD} \times I_{DD}$

 V_{DD} is the supply voltage and I_{DD} is the supply current. V_{DD} can vary from 4.5 V to 5.5 V.

 $I_{\mbox{\scriptsize DD}}$ changes with $V_{\mbox{\scriptsize DD}}$, temperature, brightness level, and number of on-pixels.

For AlGaAs I_{DD} (#) = (83.8 x V_{DD} -0.35 x T_J) x B x N/8 I_{DD} (V) = (63 x V_{DD} -0.79 x T_J) x B x N/8

For the other colors I_{DD} (#) = (75.4 x V_{DD} -0.28 x T_J) x B x N/8 I_{DD} (V) = (54 x V_{DD} -0.6 x T_J) x B x N/8

 I_{DD} (#) is the supply current using "#" as the displayed character.

 $I_{\mbox{\scriptsize DD}}(V)$ is the supply current using "V" as the displayed character.

T_J is the IC junction temperature.

B is the percent brightness level.

N is the number of characters illuminated.

Operation in high temperature ambients may require power derating or heatsinking. Figure 10 shows how to derate the power for an HDSP-253X. You can reduce the power by tighter supply voltage regulation or lowering the brightness level. Table 3 shows the calculated maximum allowable ambient temperature for several different sets of operating conditions. The worst case alphanumeric characters (#,@,B) have 20 pixels. Displaying eight 20-pixel characters will not occur in normal operation. Thus, using eight 20-pixel characters to calculate power dissipation will over estimate the power and the IC junction temperature. The average number of pixels per character, supply voltage, brightness level, and number of characters are needed to calculate the power dissipated by the IC. The ambient temperature, power dissipated by the IC, and the thermal resistance are then used to calculate IC junction temperature. The typical alphanumeric character is 15 pixels. For conditions not listed in Table 3, you can calculate the power dissipated by the IC and use Figure 10 to determine the maximum ambient temperature.




Figure 10. Maximum allowable power dissipation vs. ambient temperature. $T_JMAX = 150^{\circ}C$ or $120^{\circ}C$.

Table 3. Maximum Allowable Ambient Temperature for Various Operating Conditions AlGaAs Red

Character	Number of Characters	Brightness Level	V _{DD} V	I _{DD} mA	PD	RƏ _{J-A} °C/W	T _A MAX °C
					W		
# (20 dots)	8	100%	5.5	408	2.2	39	64
# (20 dots)	8	100%	5.25	387	2.0	39	72
# (20 dots)	8	100%	5.0	366	1.8	39	80
# (20 dots)	7	100%	5.5	357	2.0	39	72
# (20 dots)	6	100%	5.5	306	1.7	39	84
# (20 dots)	8	80%	5.5	327	1.8	39	80
# (20 dots)	8	80%	5.25	310	1.6	39	85
# (20 dots)	8	53%	5.5	216	1.2	39	85
V (12 dots)	8	100%	5.5	228	1.3	39	85
# (20 dots) # (20 dots) V (12 dots)	8	53%	5.5	216	1.2	39	

Table 4. Maximum Allowable Ambient Temperature for Various Operating Conditions (cont'd.)

All Colors Except AlGaAs Red

Character	Number of Characters	Brightness Level	V _{DD} V	I _{DD} mA	P _D W	RƏ _{J-A} °C/W	T _A MAX °C
# (20 dots)	8	100%	5.5	373	2.0	39	72
# (20 dots)	8	100%	5.25	354	1.9	39	77
# (20 dots)	8	100%	5.0	335	1.67	39	85
# (20 dots)	7	100%	5.5	326	1.8	39	80
# (20 dots)	6	100%	5.5	280	1.5	39	85
# (20 dots)	8	80%	5.5	298	1.6	39	85
V (12 dots)	8	100%	5.5	207	1.1	39	85

The actual IC temperature is easy to measure. Pin 17 is thermally and electrically connected to the IC substrate. The thermal resistance from pin 17 to the IC is 16°C/W. The procedure to measure the IC junction temperature is as follows:

1. Measure V_{DD} and I_{DD} for the display. Measure V_{DD} between pins 15 and 16. Measure the current entering pin 15.

2. Measure the temperature of pin 17 after 45 minutes. Use an electrically isolated thermal couple probe.

3. $T_J(IC) = T_{pin} + V_{DD} \times I_{DD} \times 16^{\circ}C/W.$

Ground Connections

Two ground pins are provided to keep the internal IC logic ground clean. The designer can, when necessary, route the analog ground for the LED drivers separately from the logic ground until an appropriate ground plane is available. On long interconnections between the display and the host system, the designer can keep voltage drops on the analog ground from affecting the display logic levels by isolating the two grounds.

The logic ground should be connected to the same ground potential as the logic interface circuitry. The analog ground and the logic ground should be connected at a common ground which can withstand the current induced by the switching LED drivers. When separate ground connections are used, the analog ground can vary from -0.3V to +0.3V with respect to the logic ground. Voltage below -0.3V can cause all dots to be on. Voltage above +0.3V can cause dimming and dot mismatch.

Solder and Post Solder Cleaning

Note: Freon vapors can cause the black paint to peel off the display. See Application Note 1027 for information on soldering and post solder cleaning.

Contrast Enhancement (Filtering)

See Application Note 1015 for information on contrast enhancement.

Intensity Bin Limits for HDSP-2534

	Intensity Range (mcd)		
Bin	Min.	Max.	
	5.12	9.01	
J	7.68	13.52	
К	11.52	20.28	
L	17.27	30.42	
М	25.91	45.63	
Note:			

Test conditions as specified in Optical Characteristic table.

Color Bin Limits

	Bin	Color Range (nm)			
Color		Min.	Max.		
Green	1	576.0	580.0		
	2	573.0	577.0		
	3	570.0	574.0		
	4	567.0	571.0		
Yellow	3	581.5	585.0		
	4	584.0	587.5		
	5	586.5	590.0		
	6	589.0	592.5		
	7	591.5	595.0		

Intensity Bin Limits for HDSP-253x

	Intensity Range (mcd)			
Bin	Min.	Max.		
G	2.50	4.00		
Н	3.41	6.01		
I	5.12	9.01		
J	7.68	13.52		
К	11.52	20.28		

Note:

Test conditions as specified in Optical Characteristic table.

Note:

Test conditions as specified in Optical Characteristic table.

For product information and a complete list of distributors, please go to our web site:

www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Obsoletes 5989-3184EN AV02-2018EN - July 15, 2009

